Abstract-An open-circuit insulated-gate bipolar transistor fault detection technique for cascaded H-bridge (CHB) multilevel converters is presented in this paper. This technique, designed to be implemented independently for each CHB leg, utilizes one current sensor and one voltage sensor to monitor a leg's current and output voltage. 
I. INTRODUCTION
M ULTILEVEL converters, compared to traditional twolevel voltage source inverters, provide reduced dv/dt, improved scalability, and reduced total harmonic distortion (THD) at lower switching frequencies, making them an attractive option for use in high-power applications [1] - [9] . Several multilevel topologies exist, but three of the most established are the neutral point clamped, the flying capacitor, the modular multilevel, and the cascaded H-bridge (CHB) multilevel converters [3] - [11] . This paper focuses on the CHB converter, which has been implemented and proposed for use in a wide range of ap- plications, including active filters, renewable energy conversion systems, and traction motor applications [3] - [5] , [12] , [13] . Regardless of the topology used, solid-state-based power converters are vital components of many advanced electrical systems [1] - [7] , [12] - [19] . At a minimum, converter failure is an inconvenience often necessitating costly repairs [4] , [18] - [20] , and in critical applications converter failures can be hazardous. For instance, a converter failure occurring in a transportation vehicle during operation can adversely affect vehicle stability, thereby endangering passengers [4] , [16] , [18] , [20] . As such, ensuring the reliable operation of converters has become an increasingly important goal for the electrical engineering community [1] - [9] , [14] - [23] . Insulated-gate bipolar transistors (IGBTs) are known to be one of the most failure prone components of power converters [4] , [17] - [21] , [23] - [25] . Thermomechanical fatigue is the main cause of IGBT failures [8] , [19] , [21] , [24] , and due to the inherent power and thermal cycling in some applications, e.g., electric vehicle motor drives [26] , this thermomechanical fatigue is difficult to avoid. The probability of an IGBT fault is further increased when using multilevel converters, as opposed to traditional two-level voltage source inverters, due to the high number of semiconductor switches [2] , [4] , [9] - [12] . These additional switches, however, make multilevel converters inherently reconfigurable allowing continued converter operation in the event of one or more faults [2] - [4] , [11] , [27] .
Switch failures can be roughly classified as open-or shortcircuit faults [1] , [11] , [17] - [20] , [28] . Short-circuit failures can cause nearly immediate damage to a CHB cell [9] , [17] , [18] , [20] , [22] , but the dangers of open-circuit faults cannot be neglected as extended operation with open-circuit failures can cause extensive damage to an entire system [1] , [6] , [13] , [17] , [18] , [20] . Furthermore, the probability of an open-circuit fault occurring, e.g., due to thermomechanical fatigue, is nonnegligible and must be addressed [17] , [18] , [20] . Identification and isolation of open-circuit faults can be approached using algorithmic solutions, as proposed herein, whereas short-circuit protection is often provided by hardware solutions [15] , [16] , [18] , [20] , such as the desaturation [9] or di/dt feedback methods [22] . Hardware is used for short-circuit protection largely due to the speed with which these faults must be detected and corrected, often cited as 10 μs, in order to prevent damage to the complementary switch within a leg [11] , [15] , [18] . Furthermore, industrial drives typically include short-circuit protection [17] , whereas protection is not included as a standard feature for opencircuit faults [23] . Accordingly, there is still an industry need for further advancements which protect against open-circuit faults [23] . This paper focuses on open-circuit IGBT faults, characterized by loss of IGBT control but continued operation of the faulty switch's antiparallel diode [12] , [16] . Such faults are due, for instance, to wire bond liftoff or failure in gate-drive circuitry [6] , [8] , [20] , [28] . These open-circuit faults create deleterious effects which can cause further system damage if no remedial action is taken [1] , [6] , [13] , [17] , [18] . However, prior to any corrective reconfiguration, e.g., [12] , [27] , the fault location must be pinpointed [9] .
Various techniques for fault identification have been proposed [11] , [15] , [16] , [20] , [23] , [28] , but are targeted toward implementation in two-level voltage-source inverters, and, therefore, do not aim to identify the exact location of a faulty switch in a multilevel converter. Other methods have been proposed for multilevel converters [6] - [9] , [17] but are not intended for implementation in CHB converters. One method designed for the identification of faulty switches in CHB multilevel converters is output voltage frequency analysis [12] , where implementation requires a voltage sampling frequency f m = Mf s for a CHB with M cells per phase and a pulse width modulation (PWM) switching frequency f s . The sampling requirement precludes the use of lower sampling frequencies, e.g., if M or f s are large, or higher sampling frequencies, e.g., if high-speed instrumentation is available. Artificial-intelligence-based techniques, employing, e.g., artificial neural networks and genetic algorithms [13] , can also be used to identify faulty switches in multilevel converters by utilizing significant computational effort [6] , [16] , as well as application specific data or expert knowledge for training. Techniques in [1] are also suitable for fault identification in multilevel converters, where diagnosis time requires M fundamental cycles for an M cell CHB. Moreover, the fault detection techniques presented in [1] , [12] , and [13] utilize symmetric input sources and specific PWM methods. As such, there is a need for an open-circuit fault-detection technique, as presented herein, which 1) can be applied to symmetric and asymmetric converters, 2) is independent of the PWM scheme utilized, 3) identifies faults quickly, and 4) does not have a significant computational burden.
This paper contains five sections in addition to this introduction. In Section II, a brief description is given for the CHB under healthy and open-circuit switch fault conditions. In Section III, the proposed method for fault detection is explained. Simulink simulation results and experimental data, demonstrating the performance of the proposed technique, are provided in Sections IV and V, respectively. In Section VI, concluding comments are provided.
II. SYSTEM DESCRIPTION
In this section, CHB converter behavior is reviewed, both under healthy and open-circuit switch fault conditions. The notation introduced in this section is used throughout this paper.
A. CHB Multilevel Converters
Each leg of a CHB, as shown in Fig. 1 , utilizes M cells to generate a single electrical phase. Every CHB cell, or module, 
is comprised of: 1) four IGBTs with antiparallel diodes in an H-bridge configuration, 2) a bypass contactor allowing the cell to be completely bypassed, e.g., in the event of a fault, and 3) an isolated dc source, such as batteries, photovoltaics, or a capacitor regulated by a grid-connected full-bridge rectifier.
The line-to-neutral voltage of a CHB leg can be found as the sum of the voltages generated by the cells in that leg. Denoting the input dc-source magnitude of cell A n as v n (t), the cell's output voltage can be either −v n (t), 0, or v n (t) depending on the used cell switch configuration [sw 1,Cn , sw 2,Cn , sw 3,Cn , sw 4, Cn ] . Notation is simplified by noting that sw 1,Cn and sw 2,Cn act complimentarily, as do sw 3,Cn and sw 4,Cn , allowing the four available states to be uniquely identified according to [sw 1,Cn , sw 3, Cn ] . The four allowable cell switch configurations each correspond to a unique cell state s n (t), as shown in Table I . During healthy operation, the two zero-states denoted as 0 U and 0 L are treated interchangeably, but the distinction between these states is necessary under fault conditions.
Define the leg state of a CHB leg as the row vector of cell 
t) = S(t)v(t).
Several PWM techniques, e.g., space vector PWM or selective harmonic elimination PWM, can be used to control switches in a CHB. Many of these methods, however, require input dc sources to be time invariant with all magnitudes either equal or existing in very specific ratios. Techniques presented in this paper, however, only require that input dc-source magnitudes are known prior to a fault event, thus permitting time-variant or time-invariant input dc sources to be used. Adaptive sinusoidal PWM (ASPWM) techniques allow CHB operation when input dc sources are time variant with magnitudes not known in advance [3] . To demonstrate the proposed method for fault detection, isolation, and verification, level-shifted sinusoidal PWM is utilized for the symmetric CHB presented in Section IV, whereas ASPWM is used for the asymmetric CHB presented Section V. It is worth emphasizing, however, that the proposed method is independent of the PWM technique used.
B. Open-Circuit Switch Fault Effects
When an open-circuit switch fault occurs in a CHB cell, the faulty cell's state and the direction of current flow through the CHB leg determine whether the cell's output voltage is impacted, since a switch's antiparallel diode is assumed to be unaffected by the open-circuit switch fault. Table II Table II show that a given open-circuit fault impacts a cell's output voltage for two cell states, one zero state and one nonzero state, and this effect is only seen for one direction of current flow. Furthermore, whenever a cell's output voltage deviates due to an open-circuit fault, the direction of current flow determines the deviation of the cell's output voltage, with deviations due to positive current flow producing voltages lower than expected and deviations due to negative current flow producing voltages higher than expected. For instance, as shown in Table II , an open-circuit sw 1,Cn fault can only be observed when s n (t) ∈ {1, 0 U } and i(t) > 0 (using the reference direction shown in Fig. 1 ) as current flows through the IGBT of the faulty switch only under these conditions. If sw 1,Cn has an open-circuit fault and i(t) > 0, then the output voltage of cell n is 0 if s n (t) = 1 and −v n if s n (t) = 0 U , showing the output is lower than expected in both cases. These observations form the basis for the open-circuit fault detection scheme presented in this paper.
III. OPEN-CIRCUIT FAULT DETECTION
In this section, a method for detecting open-circuit switch faults in a CHB converter leg, outlined as a state-machine 
A. Identifying Possible Open-Circuit Fault Locations
The expected output voltage v E for each leg state of a CHB are defined by stored dc-source input magnitudes for each cell, determined, e.g., via ASPWM. As shown in Table II 
where > 0 allows for the measurement noise. Details regarding the choice of are provided in the Appendix. For symmetric CHB converters, should be set as a fraction of each cell's input dc voltage, e.g., V dc /2. For asymmetric converters, the smallest input dc voltage can be used to set , though it may be advantageous to instead set based on the differences between input dc voltages. If either (1) or (2) (1) is satisfied. Since cell 2 does not satisfy (1) or (2), no other potential fault locations exist, so the set of potential fault locations is 
B. Faulty Switch Isolation
Once all possible fault locations have been identified, the switch most likely to be faulty must be isolated, i.e., SW F must be made to have a single element. Faulty switch isolation is achieved as outlined in Fig. 4 4) Steps 1-3 are repeated until |SW F | = 1, i.e., the set contains a single element. During the isolation procedure, the direction of current flow through the leg must be the same as when the fault was initially detected. If the current direction changes during the isolation procedure, the switch being tested cannot be accurately classified as either faulty or nonfaulty and retesting is required. However, maintaining current direction during isolation can be facilitated, most notably through high-speed assessment of any required test states. Further adjustments may be desirable, particularly when the current through a leg is nearly zero when a fault is detected. For instance, concerns about current direction can be mitigated by selecting test states intended to maintain the desired direction of current flow. Alternatively, to avoid current flow reversal, (1) and (2) can be modified to only allow fault detection if the current magnitude exceeds a minimum value.
For an M cell CHB leg, the largest possible cardinality of SW F is 2M , obtained if all elements ofv(t) are equal and a voltage deviation occurs either when i > 0 and the leg-state S only contains elements equal to 1, or when i < 0 and the leg state S only contains elements equal to −1. Using the isolation procedure outlined, if k possible fault locations exist then between 0 and k − 1 test states are required for isolation. Thus, faulty switch isolation for an M cell CHB requires between 0 and 2M − 1 test states. Assuming the converter changes between the required states at a rate equal to the measurement frequency, open-circuit fault identification and isolation can occur in a fraction of a cycle, i.e., in less than 16.7 ms for a 60-Hz fundamental frequency. Briefly adjusting a converter's switching frequency, in order to transition between the required states at a rate equal to the measurement frequency, may be justifiable since the isolation process would require, at most, 2M − 1 measurement cycles. Once a fault has been detected, the PWM strategy utilized during prefault operation is interrupted in order to rapidly apply any test states required for isolation. During the isolation procedure, for less than 2M measurement (sampling) cycles, the prefault PWM scheme is temporarily suspended, Fig. 5 . Three-step verification process for a sw x ,C y fault, x ∈ {1, 4}. For x ∈ {2, 3}, the current direction for each step is reversed.
and, therefore, the proposed method is independent of the PWM scheme utilized.
Continuing the example from the previous section. 
C. Faulty Switch Verification
Once a single switch sw x,Cy has been identified as a possible open-circuit switch fault location, the fault must be verified. This step prevents unnecessary reconfiguration due to fault misidentification, e.g., intermittent gate-misfiring faults being classified as open-circuit faults. The proposed three-step verification process, shown in Fig. 5 , depends on the location of the isolated switch sw x,Cy , and the direction of current flow through the converter. The verification process is as follows. 1) After isolation, cell y is set to the zero state which does not require sw x,Cy , i.e., s y = 0 U if x ∈ {2, 4} and s y = 0 L if x ∈ {1, 3}. This is a soft bypass for the cell, as opposed to a hard bypass achieved via the faulty cell's bypass contactor. 2) For x ∈ {1, 4}, cell n is again used for PWM generation once the current flow through the converter is negative, as current will flow through the faulty switch's antiparallel diode. Similarly, if x ∈ {2, 3} then cell n is used for PWM generation once the current flow through the converter is positive.
3) The possibly faulty switch is tested once current flow through the converter reverses, i.e., becomes positive for x ∈ {1, 4} or negative for x ∈ {2, 3}. The switch is tested by using either of the cell states affected by the fault location, e.g.,
Regardless of the PWM strategy utilized by the CHB converter, when using this three-step procedure a suspected opencircuit fault is verified if the expected leg voltage is equal to the measured voltage during steps 1 and 2, but a deviation satisfying (1) or (2) occurs during step 3. On the other hand, if a cell operates normally during steps 1, 2, and 3, then the suspected open-circuit fault may have been due to gate misfiring, whereas unexpected output voltages during steps 1 or 2 may indicate time-variant input dc-source magnitudes have improbably changed such that (1) or (2) were coincidentally satisfied. Confirming or clearing sw x,Cn as an open-circuit fault location takes approximately one fundamental cycle of the generated waveform, depending on when the potential fault is first identified.
Concluding the example from the previous sections.
Cases 1) and 2):
The isolated faulty switch is sw 4,C 1 , and so cell 1 is soft bypassed by setting s 1 (t) = 0 U while i > 0. When current flow changes direction, i.e., i < 0, cell 1 is used for PWM generation as normal. When current flow changes direction again, i.e., i > 0, a half-cycle later, the verification process is tested by setting s 1 (t) = 1. Regardless of the remaining cell states, v LN will deviate from v E by v 1 , and, thus, the fault in sw 4,C 1 is verified and corrective actions can be implemented. One potential corrective action is to hard bypass cell 1 using the bypass contactor.
Finally, it is noted that application of the proposed technique requires consideration of the sensor circuitry necessary. Utilization of high-bandwidth high-resolution sensors increase the rate at which the system voltage and current can be measured, thereby reducing the time required for fault detection and isolation. However, the proposed technique does not necessitate the use of high-bandwidth sensors, which are costly and potentially susceptible to a high-frequency noise. If the bandwidth of the sensor circuitry is decreased then implementation cost is reduced and the system is less vulnerable to the high-frequency noise, although the measurement rate must be reduced. It is ultimately up to the system designer to decide upon the appropriate sensor circuitry for a system, as the proposed method does not impose any strict requirements upon the sensor bandwidth.
IV. SIMULATION RESULTS
In this section, MATLAB/Simulink simulation results are presented for a symmetric three-cell CHB leg to demonstrate the methods proposed in the previous section. Since the proposed technique is designed to be individually applied to each phase, data collected for a single-phase system allow validation of the detection, isolation, and verification processes. Open-circuit faults were simulated by appropriately modifying the gate signal sent to a given switch. Simulation data are provided for two different simulations to show the behavior of the proposed Table III , with gate signals generated using level-shifted sinusoidal PWM, where cells are activated in a rotating pattern to achieve the desired voltage. Due to simulation idealities, selecting is not an important consideration. However, if measurement noise were a concern, then an epsilon value based on the 40-V input dc voltages could be used since the CHB is symmetric. For instance, = 20 V could be selected to mitigate noise concerns without allowing (1) or (2) to be satisfied during normal operation. Finally, note that the converter's load does not significantly impact the behavior of the proposed technique, provided that the direction of current flow through the converter can be determined.
A. Open-Circuit Fault
The simulation data in this section, shown in Fig. 6 , were obtained for an open-circuit sw 3,C 3 fault, where sw 3,C 3 was selected to demonstrate the longest possible isolation process using Table III Since all input voltages are equal, the maximum number of switches are identified as possible fault locations, i.e., SW F = {sw 2,C 1 ,sw 3,C 1 , sw 2,C 2 , sw 3,C 2 , sw 2,C 3 , sw 3,C 3 }. Elements of SW F are checked in the order they appear in the set, thus five measurement cycles, 2.5 ms, elapse between the generation of SW F and the isolation of sw 3,C 3 . For switch sw T = sw x,Cy tested during isolation, the test leg state used was s y = 0 U if x ∈ {2, 4}, s y = 0 L if x ∈ {1, 3}, and s n = −1 for all n = y.
After sw 3,C 3 is isolated, the fault is verified using the threestep method presented in Section III, with successful verification completed 11.47 ms after isolation. With the fault verified, a hard bypass is implemented for cell 3 and the PWM ref- erence waveform is adjusted from a 100-V peak to an 80-V peak, thereby preventing overmodulation. Note that this reference waveform adjustment can be omitted if overmodulation is permitted for the application. For a three-phase system, postfault operation may require further reconfiguration actions, e.g., fundamental phase-shift compensation [11] , [27] .
B. Gate-Misfiring Fault
Simulation data in this section, shown in Fig. 7 , were obtained for a sw 1,C 1 gate-misfiring fault, where sw 1,C 1 was selected to demonstrate the shortest possible isolation process, for a nonsingular SW F , using Table III parameters. The simulated gate-misfiring fault causes the affected switch to appear as an open-circuit until its gate signal is cycled, i.e., the gate-misfiring fault is cleared if the gate signal is turned from conducting to nonconducting and back.
For this simulation, an apparent open-circuit fault is detected when S = [1, 1, 0 U ], and, thus, SW F = {sw 1,C 1 , sw 4,C 1 , sw 1,C 2 , sw 4,C 2 , sw 1,C 3 }. As before, these possible fault locations are checked in the order they appear in the set, thus one measurement cycle, 500 μs, elapses between SW F generation and the isolation of sw 1,C 1 . The three-step verification process is then implemented, and sw 1,C 1 is tested and confirmed to be operating properly 11.20 ms after isolation. The fault is, therefore, cleared and no corrective action is necessary.
V. EXPERIMENTAL VERIFICATION
In this section, experimental data verifying the proposed technique are presented for an asymmetric three-cell CHB leg. Open-circuit faults were emulated by appropriately modifying the gate signal sent to a given switch. Data were collected using the setup shown in Fig. 8 , with parameters as outlined in Table IV . An Altera EP3C16F484C6 FPGA, programmed using techniques outlined in [29] , was used to implement the techniques for detection, isolation, and verification proposed in Section III. Steady-state behavior for the CHB leg, also implemented using the FPGA, was achieved using steady-state ASPWM [3] . Reconfiguration for verified faults consisted of a soft-bypass for the faulty cell and a reference adjustment to prevent overmodulation. As before, if overmodulation is permitted for an application then the reference waveform adjustment can be omitted. Also, for a three-phase system, postfault operation may require further reconfiguration actions, e.g., fundamental phase-shift compensation [11] , [27] . The current and voltage sensor circuitry used in the experimental setup is shown in Fig. 9 . A MAX187 analog-to-digital converter (ADC) was used to measure the converter's output voltage, after it had been stepped down by a voltage divider and then shifted using an AD620AN instrumentation amplifier (IA) with 1-MHz bandwidth. The current was measured using a 200-kHz bandwidth LAH25-NP current transducer, a voltage divider, an AD620AN IA, and a MAX187 ADC. Serial peripheral interface communication was used to transfer the 12-bit measurement data from the ADC to the FPGA. The proposed method was implemented with = 2.5 V, selected based on the measurement noise level while also attempting to minimize the number of cells which could satisfy (1) or (2) in the event of a fault. Finally, to help prevent current flow reversal during the isolation procedure, (1) and (2) were modified so that fault detection was only permitted for current magnitudes greater than 0.2 A.
To provide a basis for comparison, experimental data, shown in Fig. 10 , were collected for the case where converter operation continues normally after a fault. Open-circuit faults were created separately for sw 4,C 1 and sw 3,C 3 by forcing the gate driver to make the corresponding IGBT nonconductive. The results show the load current and converter output voltage are distorted for approximately half of each cycle, matching the analysis presented in Section II. While converter operation continues without any corrective action, the resulting current waveform is noticeably distorted and has a dc offset which can cause severe damage to some loads, e.g., motors. Note that the effects of a fault are only apparent during part of an output cycle, and, thus, faults may not cause ill effects immediately after occurring, as shown in Fig. 10 for the sw 4,C 1 fault.
Experimental data demonstrating the proposed technique for a fault in sw 1,C 3 are shown in Fig. 11 . The fault was detected 69 μs after occurring, and sw 1,C 3 is isolated as the fault location one measurement cycle later. The three-step verification process, described in Section III, is then carried out, with the faulty switch finally tested using the leg state S = [0, 0, 1] . The fault is ultimately confirmed as a deviation is detected during the test state, since the expected test leg-state voltage is 75 V while the measured voltage is 0 V. Reconfiguration actions are taken once the fault is verified, with the reference reduced to prevent overmodulation.
Experimental data shown in Fig. 12 demonstrates a similar fault detection process for a sw 2,C 1 open-circuit fault. The fault is detected and isolated in less than two measurement cycles, and then verified in less than one fundamental cycle. In this case, the current delivered to the load was noticeably affected when the fault occurred, as the converter briefly operates in the overmodulation region to avoid using the potentially faulty cell. Operation in the overmodulation region is more apparent for the experimental data shown in Fig. 13 , where a sw 2,C 1 open-circuit fault occurs during the half-cycle where current does not flow through the faulty switch. The fault is not detected until current should flow through the switch, 4814 μs after the fault occurs. After the fault is isolated, cell 1 is soft bypassed using the 0 U state as per step 1 of the verification process. Because cell 1 is bypassed, the maximum converter output is 145 V and so overmodulation occurs. Once the fault is verified, the reference is adjusted to prevent overmodulation.
Experimental data were also collected for simulated gatemisfiring faults. As in the previous section, the simulated gatemisfiring fault caused the affected switch to appear as an open circuit until its gate signal is cycled, i.e., the gate-misfiring fault was cleared once the gate signal was turned from conducting to nonconducting and back. Fig. 14 shows data for a sw 1,C 2 Fig. 15 . Performance for a gate-misfiring fault in sw 4 ,C 1 occurring during a nonaffected cycle. Overmodulation is apparent as the faulty cell is soft bypassed during step one of the verification process.
gate-misfiring fault occurring in the middle of a cycle. The fault occurs and is misidentified as an open-circuit fault within less than two measurement cycles. The suspected fault is then tested and cleared 12.4 ms after being detected, and steadystate operation then resumes with no reconfiguration necessary. Experimental data, shown in Fig. 15 , were also collected for a sw 4,C 1 gate-misfiring fault occurring near the beginning of a cycle. The fault is detected and misclassified as an open-circuit fault. The potentially faulty cell is soft bypassed during step 1 of the three-step verification process, and, therefore, overmodulation briefly occurs. The suspected fault is tested and cleared 15.5 ms after being detected, and then steady-state operation resumes with no reconfiguration action necessary.
As given in Table IV , the cell input voltages for the CHB presented in this section were 60 V, 70 V, and 75 V. The CHB is, therefore, asymmetric, although not with input voltage ratios traditionally utilized in asymmetric CHB converters. Nonetheless, the PWM strategy used to generate gate signals for this asymmetric converter is distinct from the PWM scheme utilized for the symmetric CHB in the previous section. The proposed method for fault detection, isolation, and verification is, therefore, compatible for both symmetric and asymmetric CHB. It is emphasized that no modifications are required when applying the proposed method to asymmetric CHB converters, as the PWM scheme used during prefault operation is independent of the fault isolation procedure.
VI. CONCLUSION
A method for detecting open-circuit IGBT faults in CHB multilevel converters has been presented in this paper. It has been verified using simulation and experimentally obtained data that the presented procedure for fault detection, isolation, and verification enables open-circuit faults to be accurately identified in less than one fundamental cycle. This method: 1) is designed to be implemented independently for each CHB leg, 2) requires one voltage sensor and one current sensor for each leg, 3) identifies and isolates faults in less than 2M measurement cycles for a CHB leg with M cells, and verifies faults in less than one fundamental cycle, 4) is independent of the PWM strategy used, and 5) can be implemented in symmetric and asymmetric CHB converters.
APPENDIX
To enable open-circuit fault detection using the proposed technique, even with noise disturbances, is included in (1) and (2) . Proper selection is facilitated by determining noise magnitudes which can cause undesirable algorithm performance. This analysis is achieved by adjusting the inequalities of (1) and (2) to include a noise term v N as
and
respectively. Three scenarios where noise affects algorithm performance are described in Sections Appendix-A, Appendix-B, and Appendix-C, and in Section Appendix-D, the impacts of this analysis on selection are summarized. A two-cell asymmetric CHB leg, with v 1 > v 2 , is considered here, though the results presented can be naturally extended to include more cells or symmetric voltages.
A. False Alarms: A false alarm, i.e., a fault detection during healthy converter operation, occurs when v LN = v E and (1) or (2) are satisfied. Thus, from (3) and (4), a false alarm occurs if ±v n − < v N < ±v n + .
In the event of a false alarm, the fault location suspected will ultimately be classified as fault free during the verification process, though converter operation may be disrupted during the isolation and verification steps of the proposed technique. For a two-cell asymmetric CHB leg, the hashed areas of Fig. 16(a) show the |v N | satisfying (5) for each cell for a given .
B. Missed Detection: A missed detection occurs when (1) or (2) are not satisfied in the event of a fault. Ideally, for a cell n open-circuit fault
Applying (6) to (3) and (4), a missed detection occurs during a fault event if |v n | > .
For any CHB leg, the shaded area of Fig. 16(b) shows the |v N | satisfying (7) for a given , as (7) is independent of the dc voltages used.
C. Minimizing |SW F |: For open-circuit fault events in asymmetric CHBs, |SW F | can be minimized when the fault is (5), (7), and (10) are shown for fixed in the shaded and hashed areas of (a), (b), and (c), respectively, for a two-cell asymmetric CHB leg. The union of these areas is shown in (d). When a fault initially occurs, |SW F | is minimized if the system operates in region X of (d), though operation in either region X or region Y ensures no false flags or missed detections will occur.
initially detected if only the faulty cell satisfies (1) or (2) . When applying (1) and (2) to cell m in the event of a cell n open-circuit fault, (6) can be applied to (3) and (4) as
Accordingly, |SW F | is not minimized if, for any m = n
While the proposed open-circuit fault detection technique does not necessitate |SW F | minimization, reduced isolation time is required as |SW F | decreases. For a two-cell asymmetric CHB leg, the hashed area of Fig. 16(c) shows the |v N | satisfying (10) for a given .
D. Selecting : The shaded and hashed areas of Fig. 16(d) show the |v N | satisfying (5), (7), and (10) for a given when considering a two-cell asymmetric CHB leg. False alarms, missed detections, and minimization of |SW F | can be achieved for the greatest |v N | by setting = (v 1 − v 2 )/2 , as was done in Section V. If this value does not provide sufficient noise immunity to missed detections, or if a symmetric CHB is used, then setting = v 2 /2 allows the greatest |v N | while preventing false alarms and missed detections.
Ultimately, while the presented analysis may facilitate selection, a system designer may determine it is advantageous to adjust upon considering the consequences of false alarms and missed detections. That is, since healthy operation is the most frequent operating state for a converter, a system designer may choose to reduce false alarm probability by reducing . On the other hand, may be increased to reduce the probability of missed detection in the event of an open-circuit fault.
